// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T1 Processor File: SAM_Ni_System.cc
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
// 
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
// 
// The above named program is distributed in the hope that it will be 
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
// 
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// 
// ========== Copyright Header End ============================================
/************************************************************************
**  
**  Copyright (C) 2002, Sun Microsystems, Inc.
**
**  Sun considers its source code as an unpublished, proprietary
**  trade secret and it is available only under strict license provisions.
**  This copyright notice is placed here only to protect Sun in the event 
**  the source is deemed a published work. Disassembly, decompilation,
**  or other means of reducing the object code to human readable form
**  is prohibited by the license agreement under which this code is
**  provided to the user or company in possession of this copy."
**
*************************************************************************/
#include "Ni/SAM_Ni_System.h"
#include "StdMacros.h"

using namespace Riesling;

Sam_Ni_System::Sam_Ni_System(Sam::VCPU_ImpIntf* interface)
  : 
    Ni_SystemBase(),
    mem_(interface)
{
    addressSpace_.registerMemInterface( 0x0, 0x7ffffffffffull, &mem_, "Cacheable Physical Address Space" );
    reg_.addInstance( "cacheable ram", SimRegistry::CACHEABLE_RAM, &mem_ );
}

Sam_Ni_System::~Sam_Ni_System()
{}




